PATENT P53706

REMARKS

Claims 25-35 are pending; claims 1-24 have been canceled; and claims 25-35 are newly added in accordance with current Office policy, to alternatively define Applicant's invention and thereby assist the Examiner by facilitating the search and thus expediting the compacted prosecution.

Claims 1-24 were rejected under 35 U.S.C. §103(a), as rendered obvious and unpatentable, over Applicant's Admitted Prior Art in Fig. 1 in view of Tomita et al. '462 and Hayashi et al. '039.. This rejection is deemed moot in view of the cancellation of claims 1-24.

New claims 25-33 call for a data bus connected to a computer, the data bus having a first data line for conveying input video data generated by the computer to the printing apparatus and a second data line for conveying dividing ratio data generated by the computer, and accompanying the input video data, to the printing apparatus, an output port connected to the second data line for receiving and storing the dividing ratio data, a clock signal generator for generating a local clock signal exhibiting a plurality of pulses characterized by a first frequency, a first divider for generating a first clock signal by dividing pulses of the local clock signal, the first clock signal having a plurality of pulses characterized by a second frequency different from the first frequency, and a second divider for generating a second clock signal by dividing the pulses of the local clock signal in dependence upon the stored dividing ratio data.

Similarly, claims 34-35 calls for separating the dividing ratio data from the input vide data, storing the dividing ratio data, separated from the input video data, in memory, generating a local clock signal exhibiting a plurality of pulses characterized by a first frequency, generating

PATENT P53706

a first clock signal by dividing pulses of the local clock signal, the first clock signal having a plurality of pulses characterized by a second frequency different from the first frequency, outputting the dividing ratio data from the memory, and generating a second clock signal by dividing the pulses of the local clock signal in dependence upon the dividing ratio data output from the memory.

That is, briefly, the art fails to teach storing dividing ratio data accompanying input data and using the stored dividing ratio data to generate a second clock signal.

Accordingly, claims 25-35 are deemed to be patentable over the art of record.

The examiner is respectfully requested to reconsider the application, withdraw the objections and/or rejections and pass the application to issue in view of the above amendments and/or remarks.

PATENT: P53706

Should a Petition for extension of time be required with the filing of this Amendment, the Commissioner is kindly requested to treat this paragraph as such a request and is authorized to charge Deposit Account No. 02-4943 of Applicant's undersigned attorney in the amount of the incurred fee if, and only if, a petition for extension of time be required and a check of the requisite amount is not enclosed.

Respectfully submitted,

Robert E. Bushnell Attorney for Applicant

Reg. No.: 27,774

1522 K Street, N.W. Suite 300

Washington, D.C. 20005 (202) 638-5740

Folio: P53706 Date: 5/14/03 I.D.: REB/MDP

FAX RECEIVED

AUG 2 1 2003

TECHNOLOGY CENTER 2800